For Windows build, please replace 
	build/common/sim/verilog/XIST/seal/xsBRAM16KTD.v
with the one here.

(Linux build is fine and there's no need to replace)